GitWeb
Get Gentoo!
gentoo.org sites
gentoo.org
Wiki
Bugs
Forums
Packages
Planet
Archives
Sources
Infra Status
Home
Gentoo Repository
Repositories
Projects
Developer Overlays
User Overlays
Data
Websites
index
:
fork/binutils-gdb.git
gentoo/binutils-2.29.1
gentoo/binutils-2.30
gentoo/binutils-2.31
gentoo/binutils-2.31.1
gentoo/binutils-2.32
gentoo/binutils-2.33.1
gentoo/binutils-2.34
gentoo/binutils-2.35
gentoo/binutils-2.35.1
gentoo/binutils-2.35.2
gentoo/binutils-2.36
gentoo/binutils-2.36.1
gentoo/binutils-2.37
gentoo/binutils-2.38
gentoo/binutils-2.39
gentoo/binutils-2.40
gentoo/binutils-2.41
gentoo/binutils-2.42
gentoo/binutils-2.43
gentoo/binutils-2.44
gentoo/dilfridge/test-libctf
master
Gentoo vendor branches of the binutils / gdb code
Gentoo toolchain team <toolchain@gentoo.org>
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
opcodes
/
mips-opc.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
MIPS/opcodes: Mark MT thread context move assembly idioms as aliases
Maciej W. Rozycki
2024-07-19
1
-38
/
+38
*
MIPS/opcodes: Mark PAUSE as an alias
Maciej W. Rozycki
2024-07-19
1
-1
/
+1
*
MIPS/opcodes: Reorder coprocessor moves alphabetically
Maciej W. Rozycki
2024-07-19
1
-48
/
+52
*
MIPS/opcodes: Make AL a shorthand for INSN2_ALIAS
Maciej W. Rozycki
2024-07-19
1
-34
/
+36
*
MIPS/opcodes: Rename the AL membership shorthand to ALX
Maciej W. Rozycki
2024-07-19
1
-88
/
+88
*
MIPS/opcodes: Remove the regular MIPS "+t" operand code
YunQiang Su
2024-07-19
1
-2
/
+1
*
MIPS/opcodes: Output thread context registers numerically with MFTR/MTTR
Maciej W. Rozycki
2024-07-19
1
-2
/
+2
*
MIPS/opcodes: Exclude $0 from "-x" R6 operand type
Maciej W. Rozycki
2024-07-19
1
-1
/
+1
*
MIPS/opcodes: Add MIPS Allegrex DBREAK instruction
David Guillen Fandos
2024-06-11
1
-1
/
+1
*
MIPS/opcodes: Exclude trap instructions for MIPS Allegrex
David Guillen Fandos
2024-06-11
1
-30
/
+30
*
Revert "MIPS/Allegrex: Exclude trap instructions"
Maciej W. Rozycki
2024-06-10
1
-30
/
+30
*
Revert "MIPS/Allegrex: Enable dbreak instruction"
Maciej W. Rozycki
2024-06-10
1
-1
/
+1
*
MIPS/Allegrex: Enable dbreak instruction
David Guillen Fandos
2024-06-10
1
-1
/
+1
*
MIPS/Allegrex: Exclude trap instructions
David Guillen Fandos
2024-06-10
1
-30
/
+30
*
Update year range in copyright notice of binutils files
Alan Modra
2024-01-04
1
-1
/
+1
*
Add additional missing Allegrex CPU instructions
David Guillen Fandos
2023-06-15
1
-14
/
+24
*
Add rotation instructions to MIPS Allegrex CPU
David Guillen Fandos
2023-06-15
1
-7
/
+7
*
Add MIPS Allegrex CPU as a MIPS2-based CPU
David Guillen Fandos
2023-06-15
1
-26
/
+29
*
Revert "MIPS: sync oprand char usage between mips and micromips"
Maciej W. Rozycki
2023-06-15
1
-18
/
+10
*
MIPS: sync oprand char usage between mips and micromips
YunQiang Su
2023-06-05
1
-10
/
+18
*
Update year range in copyright notice of binutils files
Alan Modra
2023-01-01
1
-1
/
+1
*
MIPS/opcodes: Fix alias annotation for branch instructions
Maciej W. Rozycki
2022-03-06
1
-5
/
+6
*
Update year range in copyright notice of binutils files
Alan Modra
2022-01-02
1
-1
/
+1
*
MIPS/opcodes: Reorder legacy COP0, COP2, COP3 opcode instructions
Maciej W. Rozycki
2021-05-29
1
-66
/
+68
*
MIPS/opcodes: Accurately record coprocessor opcode CPU/ISA membership
Maciej W. Rozycki
2021-05-29
1
-51
/
+51
*
MIPS/opcodes: Remove DMFC3 and DMTC3 instructions
Maciej W. Rozycki
2021-05-29
1
-4
/
+0
*
MIPS/opcodes: Disassemble the RFE instruction
Maciej W. Rozycki
2021-05-29
1
-2
/
+3
*
MIPS/opcodes: Do not use CP0 register names for control registers
Maciej W. Rozycki
2021-05-29
1
-12
/
+14
*
MIPS/opcodes: Free up redundant `g' operand code
Maciej W. Rozycki
2021-05-29
1
-4
/
+3
*
Use bool in opcodes
Alan Modra
2021-03-31
1
-22
/
+22
*
Update year range in copyright notice of binutils files
Alan Modra
2021-01-01
1
-1
/
+1
*
Update year range in copyright notice of binutils files
Alan Modra
2020-01-01
1
-1
/
+1
*
MIPS/gas: Reject $0 as source register for DAUI instruction
Faraz Shahbazker
2019-05-21
1
-1
/
+1
*
Add macro expansions for ADD, SUB, DADD and DSUB for MIPS r6
Faraz Shahbazker
2019-05-10
1
-4
/
+4
*
Add load-link, store-conditional paired EVA instructions
Faraz Shahbazker
2019-05-06
1
-0
/
+5
*
[MIPS] Add load-link, store-conditional paired instructions
Andrew Bennett
2019-04-26
1
-0
/
+8
*
[MIPS] Add RDHWR with the SEL field for MIPS R6.
Robert Suchanek
2019-04-09
1
-0
/
+1
*
Update year range in copyright notice of binutils files
Alan Modra
2019-01-01
1
-1
/
+1
*
[MIPS] Add Loongson 3A1000 proccessor support.
Chenghua Xu
2018-08-29
1
-1
/
+1
*
[MIPS/GAS] Add Loongson EXT2 Instructions support.
Chenghua Xu
2018-08-29
1
-0
/
+7
*
[MIPS/GAS] Split Loongson EXT Instructions from loongson3a.
Chenghua Xu
2018-08-29
1
-64
/
+66
*
[MIPS/GAS] Split Loongson CAM Instructions from loongson3a
Chenghua Xu
2018-08-29
1
-4
/
+7
*
MIPS/GAS: Split Loongson MMI Instructions from loongson2f/3a
Chenghua Xu
2018-07-20
1
-80
/
+83
*
MIPS: Add Global INValidate ASE support
Faraz Shahbazker
2018-06-14
1
-0
/
+8
*
MIPS: Add CRC ASE support
Scott Egerton
2018-06-13
1
-0
/
+14
*
MIPS: Fix encoding for MIPSr6 sigrie instruction.
Henry Wong
2018-02-12
1
-1
/
+1
*
Update year range in copyright notice of binutils files
Alan Modra
2018-01-03
1
-1
/
+1
*
MIPS/opcodes: Reorder LSA and DLSA instructions
Maciej W. Rozycki
2017-06-30
1
-3
/
+3
*
MIPS: Fix XPA base and Virtualization ASE instruction handling
Maciej W. Rozycki
2017-06-30
1
-8
/
+9
*
MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor support
Maciej W. Rozycki
2017-06-28
1
-0
/
+11
[next]