Get Gentoo!
gentoo.org sites
gentoo.org Wiki Bugs Forums Packages
Planet Archives Sources
Infra Status
aboutsummaryrefslogtreecommitdiff
path: root/gas
Commit message (Expand)AuthorAgeFilesLines
* gas: Add --gdwarf-cie-version command line flagAndrew Burgess2019-11-1813-2/+125
* x86: fold individual Jump* attributes into a single Jump oneJan Beulich2019-11-143-34/+41
* x86: make JumpAbsolute an insn attributeJan Beulich2019-11-143-21/+45
* x86: make AnySize an insn attributeJan Beulich2019-11-142-1/+5
* x86/Intel: correct CMPSD test cases' regexp closing paren placementJan Beulich2019-11-143-39/+45
* x86/Intel: extend MOVSD/CMPSD testsuite coverageJan Beulich2019-11-1410-0/+386
* RISC-V: Support the INSN_CLASS.*F.* classes for .insn directive.Jim Wilson2019-11-122-1/+5
* [gas][arm] Enable VLDM, VSTM, VPUSH, VPOP for MVEMihail Ionescu2019-11-124-44/+131
* [binutils][arm] Update the decoding of MVE VMOV, VMVNMihail Ionescu2019-11-124-2/+94
* [gas][arm] Make .fpu reset the FPU/Coprocessor feature bitsMihail Ionescu2019-11-125-2/+32
* x86: fold EsSeg into IsStringJan Beulich2019-11-122-34/+31
* x86: eliminate ImmExt abuseJan Beulich2019-11-1212-352/+343
* x86: introduce operand type "instance"Jan Beulich2019-11-122-29/+55
* Arm64: SVE2's smaxp/sminp require operands 1 and 3 to be the same registerJan Beulich2019-11-113-0/+10
* i386: Only check suffix in instruction mnemonicH.J. Lu2019-11-086-44/+69
* x86: convert RegMask and RegBND from bitfield to enumeratorJan Beulich2019-11-082-6/+13
* x86: convert RegSIMD and RegMMX from bitfield to enumeratorJan Beulich2019-11-082-43/+53
* x86: convert Control/Debug/Test from bitfield to enumeratorJan Beulich2019-11-082-14/+20
* x86: convert SReg from bitfield to enumeratorJan Beulich2019-11-083-9/+18
* x86: introduce operand type "class"Jan Beulich2019-11-082-41/+73
* [gas][aarch64] Add the v8.6 Data Gathering Hint mnemonic [10/X]Matthew Malcomson2019-11-073-0/+20
* [Patch][binutils][arm] Armv8.6-A Matrix Multiply extension [9/10]Matthew Malcomson2019-11-076-5/+171
* [binutils][aarch64] Matrix Multiply extension enablement [8/X]Matthew Malcomson2019-11-0711-0/+330
* [Patch][binutils][aarch64] .bfloat16 directive for AArch64 [7/10]Matthew Malcomson2019-11-075-0/+98
* [Patch][binutils][arm] .bfloat16 directive for Arm [6/X]Matthew Malcomson2019-11-075-0/+96
* [Patch][binutils] Generic support for parsing numbers in bfloat16 format [5/X]Matthew Malcomson2019-11-073-29/+63
* [binutils][arm] BFloat16 enablement [4/X]Matthew Malcomson2019-11-0718-24/+807
* [binutils][aarch64] Bfloat16 enablement [2/X]Matthew Malcomson2019-11-0710-0/+372
* [gas][aarch64] Armv8.6-a option [1/X]Matthew Malcomson2019-11-073-1/+8
* x86: support further AMD Zen2 instructionsJan Beulich2019-11-0710-55/+45
* x86: adjust register names printed for MONITOR/MWAITJan Beulich2019-11-0712-201/+80
* x86: re-arrange process_operands()Jan Beulich2019-11-042-57/+54
* i386; Add .code16gcc fldenv testsH.J. Lu2019-10-313-2/+20
* Add support for context sensitive '.arch_extension' to the ARM assembler.Mihail Ionescu2019-10-316-0/+68
* Modify the ARNM assembler to accept the omission of the immediate argument fo...Delia Burduv2019-10-306-44/+86
* x86: add tests to cover defaulting of operand sizes for ambiguous insnsJan Beulich2019-10-308-0/+392
* x86: drop stray WJan Beulich2019-10-302-5/+11
* Re: Optimise away eh_frame advance_loc 0Alan Modra2019-10-292-1/+12
* Add some missing casts to suppress implicit cast warningsJohn David Anglin2019-10-262-5/+12
* Optimise away eh_frame advance_loc 0Alan Modra2019-10-263-4/+28
* PR25125, relaxation chooses wrong branch sizeAlan Modra2019-10-252-4/+13
* qsort: tc-xtensa.c tidyAlan Modra2019-10-162-22/+33
* remove more xmalloc in bfdAlan Modra2019-10-152-6/+12
* Fix the disassembly of the LDS and STS instructions of the AVR architecture.Nick Clifton2019-10-093-0/+19
* S/390: Add support for z15 as CPU name.Andreas Krebbel2019-10-083-4/+5
* Add support for new functionality in the msp430 backend of GCC.Jozef Lawrynowicz2019-10-0717-4/+252
* add missing ChangeLog entry for d241b91073Jan Beulich2019-10-071-0/+13
* x86/Intel: correct MOVSD and CMPSD handlingJan Beulich2019-10-079-12/+233
* Arm: Fix out of range conditional branch (PR/24991)Tamar Christina2019-09-245-7/+38
* [ARM]: Modify assembler to accept floating and signless datatypes for MVE ins...Srinath Parvathaneni2019-09-245-6/+81