blob: 38fa0bd5549efdf0e72aef38b7785c4acfe92d16 (
plain)
1
2
3
4
5
6
7
8
9
10
|
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE pkgmetadata SYSTEM "http://www.gentoo.org/dtd/metadata.dtd">
<pkgmetadata>
<herd>sci-electronics</herd>
<longdescription>
This program is a simple implementation of a Verilog simulator. VBS tries to
implement all of the Verilog behavioral constructs that are synthesizable, but
still allow complex test vectors for simulation.
</longdescription>
</pkgmetadata>
|