aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJoern Rennecke <joern.rennecke@embecosm.com>2004-03-03 18:01:49 +0000
committerJoern Rennecke <joern.rennecke@embecosm.com>2004-03-03 18:01:49 +0000
commitae51a426eb85feced6c79756b17f369073e9fc3b (patch)
tree13005024db55500b5d1508b7635b93847866c8e2 /bfd/archures.c
parent2004-03-02 H.J. Lu <hongjiu.lu@intel.com> (diff)
downloadbinutils-gdb-ae51a426eb85feced6c79756b17f369073e9fc3b.tar.gz
binutils-gdb-ae51a426eb85feced6c79756b17f369073e9fc3b.tar.bz2
binutils-gdb-ae51a426eb85feced6c79756b17f369073e9fc3b.zip
2003-03-03 Andrew Stubbs <andrew.stubbs@superh.com>
opcodes: * sh-dis.c (print_insn_sh): Don't disassemble fp instructions in nofpu mode. Add BFD type bfd_mach_sh4_nommu_nofpu. * sh-opc.h: Add sh4_nommu_nofpu architecture and adjust instructions accordingly. bfd: * archures.c: Add bfd_mach_sh4_nommu_nofpu. * cpu-sh.c: Ditto. * elf32-sh.c: Ditto. * bfd-in2.h: Regenerate. include/elf: * sh.h: Add EF_SH4_NOMMU_NOFPU. gas: * config/tc-sh.c (md_parse_option): Add -isa=sh4-nofpu and -isa=sh4-nommu-nofpu options. Adjust help messages accordingly. (sh_elf_final_processing): Output BFD type sh4_nofpu if that is the most general type or the user specifically requested it. (md_assemble): Add a new error message for when an instruction is understood, but is not allowed due to an -isa option.
Diffstat (limited to 'bfd/archures.c')
-rw-r--r--bfd/archures.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/bfd/archures.c b/bfd/archures.c
index 1f31b5d4fe5..0e2a08b831f 100644
--- a/bfd/archures.c
+++ b/bfd/archures.c
@@ -1,6 +1,6 @@
/* BFD library support routines for architectures.
Copyright 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
- 2000, 2001, 2002, 2003
+ 2000, 2001, 2002, 2003, 2004
Free Software Foundation, Inc.
Hacked by John Gilmore and Steve Chamberlain of Cygnus Support.
@@ -230,6 +230,7 @@ DESCRIPTION
.#define bfd_mach_sh3e 0x3e
.#define bfd_mach_sh4 0x40
.#define bfd_mach_sh4_nofpu 0x41
+.#define bfd_mach_sh4_nommu_nofpu 0x42
.#define bfd_mach_sh4a 0x4a
.#define bfd_mach_sh4a_nofpu 0x4b
.#define bfd_mach_sh4al_dsp 0x4d